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Abstract—This paper studies the effects of capacitors non-ide-
alities in the performance of un-even split-capacitor SAR ADCs.
Also, election of the m and l bits of MSB and LSB capacitors
banks, respectively, is studied to reduce SAR errors.To exemplify
and quantify the non-idealities, MOM capacitors are used. In
particular, MOM layout parasitics and effective capacitor’s value
is obtained with an electrical extraction tool using a flattened
view of the MOM. Effects of capacitors layout placement in the
SAR and their surroundings in the effective capacitance value are
quantified. A quantitative study of a 10-bit un-even split-capacitor
SAR is done for different combinations of m and l bits. Finally,
a qualitative set of guidelines to choose the distribution of these
bits is listed.
Index Terms—Split-capacitor SAR, ADC, SAR, MOM capac-
itors, layout effects, non-idealities, mismatch, parasitics.
I. INTRODUCTION
Nowadays, an increasing interest in using SARs
analog-to-digital converters (ADCs) is gathering strength
due to their low power consumption compared to others
ADCs architectures [1]–[3]. In particular, the split-capacitor
SAR is widely used as it considerably reduces silicon area
when compared with conventional binary-weighted SARs.
An N -bits split-capacitor DAC of these SARs is presented in
Fig.1. It is composed by two banks of m and l capacitors,
corresponding to the MSB and LSB SAR bits, and where
N = m + l. Despite m and l are generally considered as
equal [2], in this study m and l can pick arbitrary values.
Those SARs are here called un-even split-capacitor SARs.
In this paper, the effects of variations in the ideal values
of capacitors’ DAC and their parasitics in the performance
of a split-array SAR without calibration, are evaluated for
different m and l combinations of values, expanding the study
done in [4]. The DAC parasitics capacitances are grouped in
Ceq,MSB and Ceq,LSB , as seen in Fig.1. Parasitic capacitance
between VDAC and V1 is considered to be included in Cs. If
a calibration scheme is implemented, as the one of [4], these
parasitics have to be considered separately, and well as to asses
the calibration when m and l are unequal.
A un-even split SAR of N = 10 bits is considered in this
study. To quantify the SAR errors, the DAC is implemented
with metal-oxide-metal (MOM) capacitors, as only MoMs
were available in the digital CMOS 65-nm 7-metal process
(MiMs were unavailable). Despite the impact of parasitic ca-
pacitances and random mismatch in even split-capacitor arrays
designed with MIMs capacitors has already been studied in
Figure 1. Scheme of an un-even split-capacitor DAC with the inclusion of
parasitic capacitances.
[2], [4]–[6], among others, the MOMs capacitors mismatches
and parasitics due to layout surroundings have not been
reported as well as the effects in un-even SARs, up to the
authors’ knowledge.
In the proposed example, it will be seen that errors due to
parasitics capactances in the DAC are worse than errors due
to deviations in the DAC’s capacitors ideal values.
This paper is organized as follows. Section II presents the
MOMs model obtained from layout extraction for different
surrounding. In Section III, the effects of MOMs layout
placement in split-capacitor array DACs are discussed and
a case study is presented in Sect. IV; finalizing with the
conclusions.
II. MOM CAPACITOR MODEL EXTRACTED FROM LAYOUT
MOM capacitors are formed by interdigitized fingers of
several vias-interconnected metals of the CMOS process
back-end. Its physical principle is the lateral coupling between
these fingers (MOMs are included in the lateral-flux capacitors
categorization [7]). The increment in the capacitance density
(capacitance per silicon unit area) is done by increasing the
number of metal layers. Lateral flux capacitors are more
affected by the surrounding metal structures than vertical
flux ones (e.g. metal-insulator-metal MIM capacitors) because
the metal densities change, modifying these surroundings the
lateral electric field.
Figure 2. (a) Extracted model of MOM capacitor. Layout of MOM capacitor
C1 (a) without any surroundings, and (b) with eight capacitors C2, physically
identical to C1.
When, in particular, MOMs are part of a split-capacitor
DAC, their surroundings slightly differ depending on their
position in the layout, e.g. capacitors’ values near the DAC’s
borders differ from the ones positioned far from them. Hence,
despite these deviations are small respect to the ideal value of
an isolated capacitor, they lead to error in the SAR conversion.
Moreover, coupling between silicon substrate and MOMs
terminals increase parasitics, where these parasitics are also
affected to variations in MOMs surroundings.
The MOM cell has three terminals: top T and bottom B
terminals, formed by Metal1-to-Metal5 inter-digitized fingers,
and a poly plate terminal used for shielding the electrical field.
In this study, bottom and poly plate terminals are short-cir-
cuited (this is not critical as the MOMs bottom terminal
is connected to the SAR switches and these parasitics do
not modify the SAR behavior). To extract the layout model
of the MOM, the following is done: 1) the layout of the
chosen MOM capacitor cell, provided by the technology, is
flattened; and 2) the extracted model of this layout is found.
This extracted model, depicted in Fig. 2(a), considers: (i) the
capacitance Ceq between T and B terminals, and (ii) the
parasitic capacitances Ct−g and Cb−g between T /B and the
substrate GND, respectively. In this paper, the corresponding
metal and contact resistances of the MOM are disregarded,
without loss of validity in the presented study. The tool used
to extract the model of the flattened MoMs is the parasitic
extraction tool of Synopsys 1.
To see the behavior of the extracted MOM capacitor model
under different surroundings, the following example is pre-
sented. Firstly, the layout of an isolated MOM capacitor cell,
C1, as in Fig. 2(a) -with a theoretical value supplied by the
foundry of 502.1 fF- is flattened and its model is extracted as
explained above. The capacitor sizing, 15µm × 16.5µm, has
been considered sufficiently large to reduce effects of random
1Flatten MOMs is only used for this study; in a real design, calibration
and/or a better modeling tools as Momentum should be used
Table I
EXTRACTION RESULTS OF FLATTENED CAPACITANCES.
Ceq (fF) Ct−g (fF)
d =∞→ Isolated C1
C1 525.241 1.059
d = 5µm
C1 514.163 1.375
C
′
2 524.934 2.173
d = 2.5µm
C1 510.438 1.563
C
′
2 524.579 1.819
mismatch respect to errors due to layout placement. Next, the
same MOM capacitor is surrounded by eight identical MOM
capacitors C2, physically identical to C1, and spaced a distance
d, as depicted in Fig. 2(b). All C2 are interconnected, being the
equivalent capacitance C
′
2, which is ideally equal to C1. Three
possible configurations are studied, d = {2.5, 5,∞} µm; the
values of Ceq and Ct−g are listed in Table I. Capacitance Cb−g
is not presented as it does not affect the SAR performance.
A change in Ceq and Ct−g is appreciated when the sur-
roundings of C1 and C2 are modified. A reduction in Ceq
is visible as the distance d is smaller. For C1, its parasitic
Ct−g rises respect to that of the isolated capacitor. To compute
the Ceq and Ct−g of C
′
2, the mean value of the eight C2 is
computed. When C2 capacitors move closer to each other, the
corresponding Ceq decreases, but less than the one of C1. Also,
the values of Ct−g of C1 and C2 become similar when d is
smaller. These observations helps to conclude that location and
surroundings of MOMs in an array of capacitors affect their
effective values. Next sections quantify this fact, studying how
these differences affect the behavior of the split-capacitor array
SAR.
III. EFFECTS OF MOMS LAYOUT SURROUNDINGS IN
SPLIT-ARRAY SAR
The variations of MOM equivalent capacitance and its
parasitics values seen in previous section affect the un-even
split-capacitor SAR behavior. To quantify these effects, the
expression of the DAC voltage -that goes to the comparator-
VDAC , of Fig. 1 as function of the DAC capacitances is
presented below. For an N split-capacitor DAC, with an
arbitrary distribution of m MSBs and l LSBs of Fig. 1,
capacitors Cj with j ∈ [0, N − 1] are, ideally,
Cj =
{
2jCo, for 0 ≤ j < l − 1 (LSBs).
2j−lCo, for l ≤ j ≤ N − 1 (MSBs).
(1)
with Co the ideal unitary capacitor. Also, the ideal reference
capacitor connected to GND and split capacitor are, respec-
tively, CREF = Co and Cs = Co2l/(2l − 1) [5]. However,
when real models are utilized, Cj differs from (1) and the
ideal rate between them is lost. Additionally, the total parasitic
capacitances of MSB and LSB blocks, Cp,MSB and Cp,LSB ,
are
Cp,MSB =
N−1∑
l
Ct−g,j + Ct−g,s (2)
Cp,LSB =
l−1∑
0
Ct−g,j + Ct−g,REF + Ct−g,s (3)
where the split capacitor Cs is formed by a pair of capacitors
that share their bottom plates to provide similar parasitics,
Ct−g,s, to the MSB and LSB capacitors blocks. As shown in
Table I, Ct−g,j values are not proportional to Cj , so the effects
of Cp,MSB and Cp,LSB would be dissimilar for different
distribution of m and l bits.
For the architecture of Fig. 1 and being CeqMSB =∑N−1
j=l Cj + Cp,MSB and CeqLSB =
∑l−1
j=0 Cj + CREF +
Cp,LSB , the general expression of VDAC at the end of the
conversion is
VDAC = V
MSB
DAC + V
LSB
DAC (4)
where
VMSBDAC = Vref
∑N−1
j=l CjBj
CeqMSB + Cs,eqLSB
V LSBDAC = Vref
Cs
Cs + CeqMSB
∑l−1
j=0 CjBj
CeqLSB + Cs,eqMSB
(5)
with Vref the DAC reference voltage, Bj ∈ [0, 1] is the j-th
bit of the DAC and,
Cs,eqLSB = CsCeqLSB/(Cs + CeqLSB) (6)
Cs,eqMSB = CsCeqMSB/(Cs + CeqMSB) (7)
Next, a qualitative study with real MOMs capacitors’ values
are developed to highlight the effects of Cp,MSB and Cp,LSB
as well as Cj values’ spread.
IV. CASE STUDY
To validate the assumptions made above, layouts of a 10-bit
un-even split-capacitor DAC have been designed as the one
shown in Fig. 3. Dummy capacitors are added around the
external border of the array to reduce layout mismatches.
Three combinations of m and l are implemented:m × l =
[4 × 6, 5 × 5, 6 × 4]. With the same basic layout the three
corresponding layouts are obtained by changing the connec-
tions between the MOMs. Split capacitor Cs is formed by four
capacitors connected in series-parallel to reduce the mismatch
effect; all sharing their bottom plates.
A Matlab routine that implements the algorithm of the SAR
with m× l split-capacitor DAC is done. It incorporates (4) to
(7) as well as the extracted DAC model for the three layouts.
This routine makes posible to consider separately the
non-idealities of capacitors, and parasitics capacitances.
Firstly, only the errors due to variations in the values of Cj
are studied. In the layouts, the MOMs associated to the most
significant bits of the MSB and LSB blocks of the DAC are put
Figure 3. Scheme of MOMs split-capacitors array example.
at the edge of the layout to increase the non-idealities. These
capacitors suffer from higher layout mismatch if compared
with others, despite having used dummies, as seen in Table II.
The resulting SAR Total Error [8] is plotted in Fig. 4(a).
Ideally, if Cj are equal to that of (1), and as no random
mismatch effects are considered, the error should be below
1 LSB. However, due to capacitors non-idealities equation (1)
is not true, reaching errors to 3 LSB for m× l = 6×4, which
clearly points out the effects of these non-idealities.
Secondly, only errors due to parasitic capacitances are
considered, hence Cj are ideal. From (4) to (7) it can be
deduced that the different configurations of m and l bits affect
in a different way the SAR errors. To compute Cp,MSB and
Cp,LSB , lets consider that ideally Ct−g,j is proportional to
the parasitic Co,t−g of the unitary capacitor Co that forms the
capacitor Cj . Hence Cp,MSB(LSB) ∼= Co,t−g2m(l). However,
Co,t−g changes depending on the location in the layout of the
corresponding unitary Co capacitor, and, hence the extracted
parasitics are not proportional to the number of unitary capaci-
tors, as confirmed by the results shown in Table III. Therefore,
the Total Error due to Cp,MSB and Cp,LSB differently affects
the SAR depending on the election of m and l, as depicted in
Fig. 4(b).
From Fig. 4 it can be inferred that errors due to Cj imbal-
Figure 4. Total Error of a split-capacitor SAR with different m × l
configuration considering only (a) parasitic capacitances with real Cj of (1)
and (b) ideal Cj with real Cp,MSB = Cp,LSB = 0.
Table II
EXTRACTED Cj FOR DIFFERENT m× l CONFIGURATIONS.
5× 5 6× 4 4× 6
C9 (pF) 4.0604 8.1777 2.0260
C8 (pF) 2.0254 4.0642 1.0142
C7 (pF) 1.0142 2.0274 0.5067
C6 (pF) 0.5067 1.0141 0.2537
C5 (pF) 0.2537 0.5072 8.1763
C4 (pF) 4.0729 0.2538 4.0732
C3 (pF) 2.0263 2.0263 2.0269
C2 (pF) 1.0118 1.0119 1.0124
C1 (pF) 0.5066 0.5066 0.5066
C0 (pF) 0.2529 0.2529 0.2530
CREF (pF) 2.5312 0.2531 0.2531
Cs (pF) 2.5577 0.2558 0.2578
ances are less significant than parasitic capacitances variations.
Also, a trade-off between m and l election is appreciated for
this implementation: when m > l the errors due to Cp,MSB
and Cp,LSB are reduced, however, Cj layout mismatches made
errors increase, and vice versa.
Finally, the combination of both effects are presented in
Fig. 5. From observations of Figs 4 and 5, it is clear that the
election of m and l should be made careful not to deteriorate
the SAR performance. Hence, from the results shown in those
figures, it seems that it is a good election to choose m ≥ l to
reduce errors.
This study points out the strong layout-dependant perfor-
mance of the SAR when MOMs are used. An improvement is
possible if MOM size is reduced as the distance d between ca-
pacitors can be made higher, for the same DAC area. However,
doing so, a trade-off arises since the inherent random MOM
mismatch also increases (the mismatch model is provided by
the foundry). As an example, and for the MOM cell used here,
when only random mismatches are considered, the Total Error
is below ±0.25 LSB; if the MOM value is reduced by half,
its Total Error increases to around ±0.5 LSB. Another option
is to put the MOMs most significant bits of the MSB and
LSB blocks as far as possible from the edge of the array to
reduce the equivalent capacitance difference with the rest of
the MOMs bits, improving the overall errors.
Figure 5. Total Error of a real 10-bits split-capacitor DAC. Black lines limit
the zone of ±0.5 LSB.
Table III
EXTRACTED Cp,MSB AND Cp,LSB FOR DIFFERENT m× l
CONFIGURATIONS.
5× 5 6× 4 4× 6
Cp,MSB (fF) 72.691 105.958 59.783
Cp,LSB (fF) 83.300 70.974 107.155
V. CONCLUSIONS
In this paper, a quantitative analysis of the errors of a
un-even split-capacitor array SAR is presented. Particularly,
a quantitative study that leads to guidelines in the election of
MSB and LSB numbers of capacitors, m and l, is presented.
Finally, it is shown that total error increases much more
with parasitics than with impairments between each array’s
capacitor, in a split -capacitor array SAR, no matter the
election of m and l values.
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